

CLC440

High Speed, Low Power, Voltage Feedback Op Amp

General Description

The CLC440 is a wideband, low power, voltage feedback op amp that offers 750MHz unity-gain bandwidth, 1500V/µs slew rate, and 90mA output current. For video applications, the CLC440 sets new standards for voltage feedback monolithics by offering the impressive combination of 0.015% differential gain and 0.025° differential phase errors while dissipating a mere 70mW.

The CLC440 incorporates the proven properties of Comlinear's current feedback amplifiers (high bandwidth, fast slewing, etc.) into a "classical" voltage feedback architecture. This amplifier possesses truly differential and fully symmetrical inputs both having a high $900k\Omega$ impedance with matched low input bias currents. Furthermore, since the CLC440 incorporates voltage feedback, a specific R_f is not required for stability. This flexibility in choosing R_f allows for numerous applications in wideband filtering and integration.

Unlike several other high speed voltage feedback op amps, the CLC440 operates with a wide range of dual or single supplies allowing for use in a multitude of applications with limited supply availability. The CLC440's low 3.5nV/√Hz (e_n) and $2.5pA\sqrt{Hz}$ (i_n) noise sets a very low noise floor.

Features


- Unity-gain stable
- High unity-gain bandwidth: 750MHz ■ Ultra low differential gain: 0.015% ■ Very low differential phase: 0.025°
- Low power: 70mW
- Extremely fast slew rate: 1500V/µs
- High output current: 90mA

- Low noise: 3.5nV/√Hz
- Dual ±2.5V to ±6V or single 5V to 12V supplies


Applications

- Professional video
- Graphics workstations
- Test equipment
- Video switching & routing
- Communications
- Medical imaging
- A/D drivers
- Photo diode transimpedance amplifiers
- Improved replacement for CLC420 or OPA620


Frequency Response $(A_V = +2V/V)$




Generator Waveforms



Connection Diagram



Typical Application



Ordering Information

Package	Temperature Range Industrial	Part Number	Package Marking	NSC Drawing
8-pin plastic DIP	-40°C to +85°C	CLC440AJP	CLC440AJP	N08E
8-pin plastic SOIC	-40°C to +85°C	CLC440AJE	CLC440AJE	M08A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) ±6V

 I_{OUT} is short circuit protected to

ground

Common Mode Input Voltage $\pm V_{CC}$ Maximum Junction Temperature $+150^{\circ}C$ Storage Temperature Range $-65^{\circ}C$ to $+150^{\circ}C$

Lead Temperature (soldering, 10 sec) +300°C ESD rating (human body model) <1000V

Operating Ratings

Thermal Resistance

 $\begin{array}{ccc} \text{Package} & (\theta_{\text{JC}}) & (\theta_{\text{JA}}) \\ \text{MDIP} & 70^{\circ}\text{C/W} & 125^{\circ}\text{C/W} \\ \text{SOIC} & 60^{\circ}\text{C/W} & 140^{\circ}\text{C/W} \end{array}$

Electrical Characteristics

 A_V = +2, R_f = R_g = 250 Ω ; V_{CC} = ±5V, R_L = 100 Ω unless specified.

Symbol	Parameter	Conditions	Тур	Min/Max (Note 2)		Units	
Ambient Temperature		CLC440IN	+25°C	+25°C	0 to 70°C	−40 to 85°C	
Frequenc	y Domain Response						
	-3dB Bandwidth A _V = +2	V _{OUT} <0.2V _{PP}	260	165	165	135	MHz
		V _{OUT} <4.0V _{PP}	190	150	135	130	MHz
	-3dB Bandwidth A _V = +1	V _{OUT} <0.2V _{PP}	750				MHz
	Gain Bandwidth Product	V _{OUT} <0.2V _{PP}	230				MHz
	Gain Flatness	V _{OUT} < 2.0V _{PP} , DC to 75MHz	0.05	0.15	0.20	0.20	dB
	Linear Phase Deviation	V _{OUT} < 2.0V _{PP} , DC to 75MHz	0.8	1.2	1.5	1.5	deg
	Differential Gain	R _L =150Ω, 4.43MHz	0.015	0.03	0.04	0.04	%
	Differential Phase	R _L =150Ω, 4.43MHz	0.025	0.05	0.06	0.06	deg
Γime Don	nain Response			•			
	Rise and Fall Time	2V step	1.5	2.0	2.2	2.5	ns
		4V step	3.2	4.2	4.5	5.0	ns
	Settling Time to ±0.05%	2V step	10	14	16	16	ns
	Overshoot	4V step	7	13	13	13	%
	Slew Rate	4V step, ±0.5V crossing	1500	900	750	600	V/µs
Distortion	And Noise Response						
	2nd Harmonic Distortion	2V _{PP} , 5MHz	-64	-59	-59	-59	dBc
		2V _{PP} , 20MHz	-52	-46	-46	-46	dBc
	3rd Harmonic Distortion	2V _{PP} , 5MHz	-70	-65	-64	-64	dBc
		2V _{PP} , 20MHz	-51	-45	-43	-43	dBc
	Equivalent Input Noise						
	Voltage	>1MHz	3.5	4.5	5.0	5.0	nV/√Hz
	Current	>1MHz	2.5	3.5	4.0	4.0	pA/√H ₂
Static DC	Performance						
	Input Offset Voltage (Note 3)		1.0	3.0	3.5	4.0	mV
	Average Drift		5.0	-	10	10	μV/°C
	Input Bias Current (Note 3)		10	30	35	40	μA
	Average Drift		30	-	50	60	nA/°C
	Input Offset Current (Note 3)		0.5	2.0	2.0	3.0	μA
	Average Drift		3.0	-	10	10	nA/°C
	Power Supply Rejection Ratio	DC	65	58	58	58	dB
	Common Mode Rejection Ratio	DC	80	65	60	60	dB
	Supply Current (Note 3)	R _L = ∞	7.0	7.5	8.0	8.0	mA
Miscellan	eous Performance	1	1	1	1		
	Input Resistance	Common-Mode	900	500	400	300	kΩ

Electrical Characteristics (Continued)

 A_V = +2, R_f = R_g = 250 Ω ; V_{CC} = ±5V, R_L = 100 Ω unless specified.

Symbol	Parameter	Conditions	Тур	Min/Max (Note 2)		Units			
Miscellan	Miscellaneous Performance								
	Input Capacitance	Common-Mode	1.2	2.0	2.0	2.0	pF		
		Differential-Mode	0.5	1.0	1.0	1.0	pF		
	Input Voltage Range	Common-Mode	±3.0	±2.8	±2.7	±2.7	V		
	Output Voltage Range	$R_L = 100\Omega$	±2.5	±2.3	±2.2	±2.2	V		
	Output Voltage Range	R _L = ∞	±3.0	±2.8	±2.7	±2.7	V		
	Output Current		±80	±72	±65	±45	mA		


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.


Note 3: AJ-level: spec. is 100% tested at +25°C.

Typical Performance Characteristics


Non-Inverting Frequency Response




Inverting Frequency Response



Frequency Response vs. Load




Frequency Response vs. Vout




Typical Performance Characteristics (Continued)


Frequency Response vs. Capacitive Load




Gain Flatness and Linear Phase




Open Loop Gain and Phase




BW vs. Gain for Transimpedance Configuration



Equivalent Input Noise




Harmonic Distortion vs. Frequency




Typical Performance Characteristics (Continued)


1dB Compression




PSRR, CMRR, and Closed Loop R_{OUT}




Input and Output VGWR




2-Tone, 3rd Order Intermodulation Intercept



Differential Gain and Phase




Pulse Response




Typical Performance Characteristics (Continued)


Typical DC Errors vs. Temperature




0.05% Settling Time vs. Capacitive Load




Short Term Settling Time



Long Term Settling Time



${\rm I_B}$ and ${\rm I_{OS}}$ vs. Common-Mode Voltage



Application Division

General Design Equations

The CLC440 is a unity gain stable voltage feedback amplifier. The matched input bias currents track well over temperature. This allows the DC offset to be minimized by matching the impedance seen by both inputs.

Gair

The non-inverting and inverting gain equations for the CLC440 are as follows:

NON-INVERTING GAIN: 1 +
$$\frac{R_f}{R_g}$$

INVERTING GAIN: -
$$\frac{R_f}{R_a}$$

Gain Bandwidth Product

The CLC440 is a voltage feedback amplifier, whose closed-loop bandwidth is approximately equal to the gain-bandwidth product (GBP) divided by the gain (Av). For gains greater than 5, Av sets the closed-loop bandwidth of the CLC440.

CLOSE LOOP BANDWIDTH =
$$\frac{GBP}{A_V}$$

$$A_V = \frac{(R_f = R_g)}{R_g}$$

For gains less than 5, refer to the frequency response plots to determine maximum bandwidth.

Output Drive and Settling Time Performance

The CLC440 has large output current capability. The 90mA of output current makes the CLC440 an excellent choice for applications such as:

- Video Line Drivers
- · Distribution Amplifiers

When driving a capacitive load or coaxial cable, include a series resistance $R_{\rm s}$ to back match or improve settling time. Refer to the "Settling Time vs. Capacitive Load" plot in the typical performance section to determine the recommended resistance for various capacitive loads.

When driving resistive loads of under 500Ω , settling time performance diminishes. This degradation occurs because a small change in voltage on the output causes a large change of current in the power supplies. This current creates ringing on the power supplies. A small resistor will dampen this effect if placed in series with $6.8\mu F$ bypass capacitor.

Noise Figure

Noise Figure (NF) is a measure of noise degradation caused by an amplifier.


where.

 $\boldsymbol{e}_{\text{ni}} = \text{Total}$ Equivalent Input Noise Density Due to the Amplifier

 e_t = Thermal Voltage Noise ($\sqrt{4kTR_{seq}}$)

Figure 1 shows the noise model for the non-inverting amplifier configuration. The model includes all of the following noise sources:

- Input voltage noise (e_n)
- Input current noise (i_n=i_{n+}=i_{n-})
- Thermal Voltage Noise (e_t) associated with each external resistor



DS012

FIGURE 1. Non-Inverting Amplifier Noise Model

The total equivalent input noise density is calculated by using the noise model shown. Equations 1 and 2 represent the noise equation and the resulting equation for noise figure.

$$e_{ni} = \sqrt{e_n^2 + i_n^2 \left(R_{seq}^2 + (R_f || R_g)^2\right) + 4kTR_{seq} + 4kT(R_f || R_g)}$$

$$NF = 10LOG \left(\frac{e_n^2 + i_n^2 \left(R_{seq}^2 + (R_f || R_g)^2\right) + 4kTR_{seq} + 4kT(R_f || R_g)}{4kTR_{seq}}\right)$$

$$(1)$$

The noise figure is related to the equivalent source resistance ($R_{\rm seq}$) and the parallel combination of $R_{\rm f}$ and $R_{\rm g}$. To minimize noise figure, the following steps are recommended:

- Minimize R_f R_a
- Choose the optimum R_s (R_{OPT})
- R_{OPT} is the point at which the NF curve reaches a minimum and is approximated by:

$$R_{OPT} \cong \frac{e_n}{i_n}$$

Figure 2 is a plot of NF vs. R_s with R_f = 0, R_g = $^{\infty}$ (A_v =+1). The NF curves for both Unterminated and Terminated systems are shown. The Terminated curve assumes R_s = R_T . The table indicates the NF for various source resistances including R_s = R_{OPT} .

Application Division (Continued)

Layout Considerations

A proper printed circuit layout is essential for achieving high frequency performance. National provides evaluation boards for the CLC440 (CLC730055-DIP, CLC730060-SOIC) and suggests their use as a guide for high frequency layout and as an aid in device testing and characterization.




FIGURE 2. Noise Figure vs. Source Resistance

These boards were laid out for optimum, high-speed performance. The ground plane was removed near the input and output pins to reduce parasitic capacitance. And all trace lengths were minimized to reduce series inductances.

Supply bypassing is required for the amplifiers performance. The bypass capacitors provide a low impedance return current path at the supply pins. They also provide high frequency filtering on the power supply traces. $6.8\mu F$ tantalum, $0.01\mu F$ ceramic, and 500pF ceramic capacitors are recommended on both supplies. Place the $6.8\mu F$ capacitors within 0.75 inches of the power pins, and the $0.01\mu F$ and 500pF capacitors less than 0.1 inches from the power pins.

Dip sockets add parasitic capacitance and inductance which can cause peaking in the frequency response and overshoot in the time domain response. If sockets are necessary, flush-mount socket pins are recommended. The device holes in the 730055 evaluation board are sized for Cambion P/N 450-2598 socket pins, or their functional equivalent.

Transimpedance Amplifier

The low $2.5 pA/\sqrt{Hz}$ input current noise and unity gain stability make the CLC440 an excellent choice for transimpedance applications. *Figure 3* illustrates a low noise transimpedance amplifier that is commonly implemented with photo diodes. R_f sets the transimpedance gain. The photo diode current multiplied by R_f determines the output voltage.




FIGURE 3. Transimpedance Amplifier Configuration

The capacitances are defined as:

- C_{in} = Internal Input Capacitance of the CLC440 (typ 1.2pF)
- C_d = Equivalent Diode Capacitance
- C_f = Feedback Capacitance

The transimpedance plot in the typical performance section provides the recommended $C_{\rm f}$ and expected bandwidth for different gains and diode capacitances. The feedback capacitances indicated on the plot give optimum gain flatness and stability. If a smaller capacitance is used, then peaking will occur. The frequency response shown in *Figure 4* illustrates the influence of the feedback capacitance on gain flatness.




FIGURE 4. Transimpedance Amplifier Frequency Response

The total input current noise density (i_{ni}) for the basic transimpedance configuration is shown in Equation 3. The plot of current noise density versus feedback resistance is shown in *Figure 5*.

Application Division (Continued)




FIGURE 5. Current Noise Density vs. Feedback Resistance

$$i_{ni} = \sqrt{\frac{i_n}{R_f} + \left[\frac{e_n^2}{R_f}\right]^2 + \frac{4kT}{R_f}}$$
 (3)

Rectifier

The large bandwidth of the CLC440 allows for high speed rectification. A common rectifier topology is shown in *Figure 6*. R_1 and R_2 set the gain of the rectifier. V_{OUT} for a 5MHz, $2V_{pp}$ sinusoidal input is shown in *Figure 7*.




FIGURE 6. Recitifier Topology




FIGURE 7. Rectifier Output

Tunable Low Pass Filter

The center frequency of the low pass filter (LPF) can be adjusted by varying the CLC522 gain control voltage, $V_{\rm q}$.







FIGURE 8. Tunable Low Pass Filter

Physical Dimensions inches (millimeters) unless otherwise noted





8-Pin SOIC
NS Package Number M08A



8-Pin MDIP NS Package Number N08E

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Tel: 81-3-5639-7560

Fax: 81-3-5639-7507